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ABSTRACT This paper proposes a triple-mode discrete-time incremental analog-to-digital converter
(IADC) employing successive approximation register (SAR)-based zooming and extended counting (EC)
schemes to achieve programmable trade-off capability of resolution and power consumption in various
smart sensor applications. It mainly consists of an incremental delta–sigma modulator and the proposed
SAR-EC sub-ADC for alternate operation of the coarse SAR conversion and EC. They can be reconfigured
to operate separately depending on the application requirements. The SAR-based zooming structure allows
the IADC to have better linearity and resolution, and additional activation of the EC function gives the
further resolution. During this reconfigurable conversion process, pipelined reusing operation of sub-blocks
reduces the silicon area and the number of cycles for target resolutions. A prototype ADC is fabricated in
a 180-nm CMOS process, and its triple-mode operation of high-resolution, medium-resolution, and low-
power is experimentally verified to achieve 116.1-, 109.4-, and 73.3-dB dynamic ranges, consuming 1.60,
1.26, and 0.39 mW, respectively.
INDEX TERMS Analog-to-digital converter (ADC), incremental ADC, triple-mode, SAR-based zooming,
extended counting, pipeline operation.
I. INTRODUCTION
Various of sensor interfaces [1], [2] and instrumentation
systems [3] require energy-efficient high-resolution analog-
to-digital conversion, and incremental 1-6 ADCs (IADC)
have been widely utilized for such applications. For instance,
displacement sensor applications require high-resolution
ADCs with 16-bit or more resolution to provide high accu-
racy in measurements, and appropriate conversion speed is
also needed to support fast moving objects [4], [5]. Recent
sensor systems have been equipped with artificial intelligent
algorithms to cope with various situations, which neces-
sitates a kind of reconfigurable ADCs to provide some
The associate editor coordinating the review of this manuscript and
approving it for publication was Kai Li.
operational flexibility in their performance characteristics
such as resolution, speed, and power consumption [6], [7].
When various types of sensors with different sensitivities are
used, their system performance needs to be optimized by
trimming the trade-off relationship between resolution and
power consumption. On the other hand, achieving high accu-
racy from low-sensitivity sensors requires a high-resolution
ADC with large power consumption and long conversion
time while power-saving system requirement necessitates
low-power operation with tolerable resolution. Additionally,
intermediate-resolution ADCs are also needed to optimize
various situations in a variety of sensor systems.
Incremental 1-6 ADCs (IADCs) have two conven-
tional ways to improve their resolution: to increase the
over-sampling ratio (OSR) or to use higher-order loop
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filters [8], [9]. However, the higher OSR costs relatively
long conversion time, which also requires high-performance
amplifiers with a greater amount of silicon area and power
consumption. In comparison, the higher-order loop-filter
implementation for better noise shaping effect can reduce
conversion times, but its feedback loop stability degrades.
Thus, the coefficients of internal integrators in the loop filter
should be lowered to improve stability, which causes an
increase in the OSR to achieve similar resolution perfor-
mance [10]. Another way to increase the IADC resolution
can be provided by adopting a multi-bit quantizer, which
does not require higher-order loop filters or more OSR [11].
However, the effective ADC resolution is affected by the
linearity of its accompanied multi-bit DAC, and the resulting
practical implementation consumesmore power consumption
than that of the single-bit quantizer. To overcome these fun-
damental limitations, additional enhancement methods such
as two-step zooming [12], [13], two-step conversion [14] and
extended counting (EC) [15] have been recently reported.
These methods may provide additional resolution by obtain-
ing high-order effects from lower-order loop-filter implemen-
tations. However, a large number of conversion cycles are
still required to obtain high resolution of 16 bits or more. For
example, 537 cycles are required for 16-bit resolution in a
second-order IADC as in [8], which leads to longer conver-
sion time. Alternatively, this long conversion time could be
effectively reduced by utilizing the pipeline operation at the
cost of area and power [16], [17]. In addition, oversampling
SAR ADCs [18] and noise-shaping SAR ADCs [19] have
been reported to give shorter conversion times and higher
resolution, but their achieved resolutions are still limited.
Many conventional sensor systems adopt excessive
high-performance incremental ADCs to meet worst-case
requirements [20], [21] even though their requirements on
resolution and speed vary with applications or operational
states. Therefore, this paper presents a triple-mode recon-
figurable IADC structure to provide optimal resolution with
minimal power consumption. The reconfigurable capabil-
ity is achieved through a proposed triple-mode structure
which selectively combines two-step zooming and extended
counting, also providing a pipeline operation capability for
higher conversion speed. In order to support high resolution
of 16 bits or more, as required in sensor interfaces or instru-
mentation applications, the target resolution in this work is
set to minimum 18 bits within 1 mA current.
This paper is organized as follows. Section II describes the
proposed reconfigurable architecture of the IADC including
its theoretical analysis and simulation results. Section III
shows circuit implementation details, and then measurement
results are given in Section IV. Finally, conclusions are drawn
in Section V.
II. TRIPLE-MODE ADC ARCHITECTURE
A. OPERATIONAL PRINCIPLE
Fig. 1 presents a conceptual diagram of the proposed triple-
mode incremental ADC. It incorporates a SAR-EC ADC
FIGURE 1. Conceptual block diagram of proposed reconfigurable IADC.
that can be used either as a coarse converter during two-step
zooming, or as a fine converter during extended counting, and
an incremental 1-6 ADC (IADC) that is used for medium-
fine resolution conversions. A conventional two-step ADC
achieves high resolution by using the extended counting con-
version to resolve the residue remaining after an IADC con-
version [15]. A two-step zooming ADC [12] uses information
from a SAR ADC to limit the reference range of an IADC,
thus reducing the swing of its internal integrators, and relax-
ing their linearity requirement. Considering that these two-
step ADCs commonly consist of an IADC and an additional
conversion stage, a reconfigurable architecture is proposed
to include single SAR-EC ADC which can work for either
two-step zooming or extended counting. Then, the proposed
architecture can be configured to have three operation modes
of low-power, medium-resolution and high-resolution. That
is, reconfigured combination of the SAR-EC ADC and the
IADC can provide the triple-mode operation. Firstly, the low-
power mode is provided through alternate operation of the
SAR and the extended counting by using the SAR-EC only,
where the remaining residue after the SAR conversion is
stored in an internal integrator and then it is reconfigured
to begin the following extended counting operation. This
shared integrator operation enables the alternate operation of
the SAR and the extended counting. Secondly, the medium-
and high-resolution modes are provided by activating the
IADC with selective usage of the alternate operation of
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FIGURE 2. Block diagram of triple-mode reconfigurable IADC with pipelined high-resolution operation.
the SAR-EC. The medium-resolution mode is provided by
two-step conversion of the SAR ADC and the IADC, and the
high-resolution mode is provided by addition of the extended
counting operation after the medium-mode operation. While
the final residue is resolved through the extended count-
ing operation, the IADC is designed to work on the next-
cycle input’s residue. It means the pipelined operation of
the extended counting and the IADC, resulting in significant
improvement of the overall conversion speed.
Detailed implementation of the proposed triple-mode
reconfigurable IADC is shown in Fig. 2. The overall opera-
tion for the maximum resolution is as follows. First, the input
VIN goes through the 6-bit SAR-EC ADC, and residue
VINT_IN after its coarse SAR conversion is generated by
subtraction with a 6-bit DAC. It passes through the follow-
ing second-order IADC for medium-fine conversion, and
its resulting residue VRESIDUE, which is stored in a second
integrator of IADC, enters the extended counting block for
additional resolution. Then these three-step conversion out-
puts are assembled properly and decimated to give the final
output (DO). During this three-step conversion, the first-stage
SAR operation gives 6-bit coarse conversion (VSAR_LSB =
2VREF/26), and its digital output is converted into the corre-
sponding analog voltage through the data weighted averag-
ing (DWA) for ensuring linearity of SAR and EC operation
and the 6-bit capacitive DAC (VDAC =K·VSAR_LSB, 0 K 63).
The difference between the input signal and the DAC output,
the first residue, is inserted to the following second-order
IADC whose feedback DAC gives (K − 2)·VSAR_LSB or
(K + 2)·VSAR_LSB depending on the single-bit quantizer
output. This range setting of ± 2 is to prevent the overload
in internal integrators and also to provide the redundancy for
correction of possible instant errors in the previous coarse
conversion.
In this proposed three-step ADC structure, the second-
stage input corresponds to the remaining residue after the
first-stage SAR conversion. Thus, the input range of the
IADC is scaled down by 64 after the 6-bit SAR conversion,
but adjusted to be scaled up by 1 bit for the redundancy uti-
lization. For this reason, the reference voltage of the IADC is
reduced by 1/16 compared to that of conventional IADCs, and
the signal swing of internal integrators in the second-order
IADC becomes much smaller. It can suppress nonlinearities
from amplifiers significantly and relax settling requirements
considerably [22]. It also allows the IADC to achieve high-
resolution performance easily, resulting in power-efficient
circuit design [12], [13]. The proposed IADC structure uti-
lizes two identical 6-bit DACs, and their mismatch might
affect the overall ADC performance. However, this mismatch
effects can be minimized through symmetric layout, DWA,
and redundancy conversion structure.
After the second-stage incremental 1-6 conversion,
its second integrator output is utilized as the residue input for
the third-stage extended counting operation. For the extended
counting operation, the SAR-EC circuit is reconfigured by
activating the extended counting control logic instead of the
SAR control logic, and the 6-bit SAR DAC is also reconfig-
ured as the 6-bit fine DAC. The comparator output (D2) from
the extended counting operation is appropriately decimated
through a decimation filter. In a conventional second-order
two-step ADC [14], the second integrator remains in the
hold mode to continuously provide its stored residue as the
input to the next stage. However, the extended counting
does not require the input holding inherently because the
residue input value is estimated through the fine DAC [15].
Thanks to this advantage, as shown in the bottom of Fig. 2,
the IADC can proceed to the next input VIN(n+1) while
the extended counting works in response to VRESIDUE(n).
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FIGURE 3. Detail operations of proposed reconfigurable IADC: (a) high-resolution mode and (b) low-power mode.
This pipelined operation of the IADC and the extended
counting can improve the overall conversion speed
significantly. Additionally, every sub-block for the extended
counting including capacitive DACs, a comparator and an
integrator is reused from the coarse SAR conversion, making
additional components unnecessary. Detail operations of the
proposed configuration are shown in Fig. 3, which illustrates
two operational modes of the high-resolution and the low-
power. The proposed reconfigurable IADC can provide the
highest resolution through the full three-step conversion,
where the SAR-EC ADC uses only one amplifier for lower
power and relatively small integrating capacitors for higher
speed.
B. BEHAVIOR ANALYSIS
In case of conventional IADCs, higher resolution requires
higher OSR and higher-order loop filters, which leads to
longer conversion time and lower ADC stability. To improve
this fundamental trade-off limit, the proposed IADC employs
the two-step zooming structure and the pipelined opera-
tion with extended counting to obtain high linearity and
short conversion time. However, in order to optimize the
OSR and the integrator’s coefficient, theoretical modeling
and analysis need to be performed together with iterative
simulations [8], [23].
Therefore, a theoretical analysis has been done for
the high-resolution mode configuration since the proposed
IADC needs to be optimized for the maximum resolution
performance. After the first-stage 6-bit SAR conversion,
the remaining residue for the following IADC input is
given by
VIADC_IN [m] = VIN [m]−
(
SARLSB
26
)
2V REF , (1)
where SARLSB is an instant digital output of the SAR
conversion, VREF is the reference voltage. After the SAR
conversion, the following IADC is operated with 1-bit
redundancy, and its internal integrators are bounded from
−VREF / 24 to + VREF / 24. Then, the second-stage
residue which is stored in the second integrator after
M1 cycles is
|VRES [M1]| =
∣∣∣∣∣∣ab
M1−1∑
n=1
n−1∑
m=1
{
VIADC_IN [m]−D1 [m]24 VREF
}∣∣∣∣∣∣
≤ VREF
24
, (2)
where a and b are the coefficients of two internal integrators,
D1 is the comparator output, and M1 is the number of cycles
in the IADC. Subsequently, the extended counting process
begins from the VRESDUE which is stored in the second
integrator. That is, VRESDUE is quantized by a counting pro-
cess with a fine DAC. The final residue after the extended
counting, VRES,EC is as follows:
∣∣VRES,EC [M2]∣∣=
∣∣∣∣∣∣VRES [M1]− VREFM224
M2−1∑
l=1
D2 [l]
∣∣∣∣∣∣≤ VREF24M2 ,
(3)
where D2 is the comparator output of the extended counting
and M2 is its number of cycles. Assuming VIN is constant
during one conversion cycle, the final residue is normalized
as the effective quantization error (Qe).
Qe =
∣∣∣∣VIN − SARLSB25 VREF − 2VREFM1 (M1 − 1)
×

M1−1∑
n=1
n−1∑
m=1
D1 [m]
24
− 1
M224
M2−1∑
l=1
D2 [l]

∣∣∣∣∣∣
≤ VREF
8M1 (M1 − 1)M2ab (4)
From the bounded quantization error in (4), the signal to
quantization noise ratio (SQNR) is obtained, and then the
effective number of bits (ENOB) is calculated from it [8].
As seen in (4), Qe is strongly affected byM1 andM2, the OSR
of the IADC and the extended counting. Fig. 4 depicts the per-
formance comparison of the theoretical SQNR and the MAT-
LAB simulation results SNRNOISE for the proposed triple-
mode reconfigurable ADC with respect to the ADC cycle
(N), where N is set to N = M1 = M2. The MATLAB sim-
ulation environment includes non-ideal models on sampling
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FIGURE 4. MATLAB simulation results (SNRNOISE) and theoretical SQNR
versus OSR of triple-mode IADC: (a) high-resolution mode,
(b) medium-resolution mode, and (c) low-power mode.
jitters, circuit thermal noises, and finite amplifier gain [24],
whose results show reasonable agreements with the theo-
retical SQNR in the low-power and the medium-resolution
mode because kT/C thermal noises did not noticeably affect
SNRNOISE less than 120 dB. However, in the high-resolution
mode, distinguished SNRNOISE degradation appeared in high
OSR region, which is mainly due to kT/C thermal noises in
the IADC integrators. Considering this SNRNOISE saturation
phenomenon versus OSR and the target resolution of 18 bits,
N = 264 is chosen in this work. The optimal coefficients of
the integrators are chosen to guarantee the stability in the
IADC feedback loop through iterative simulations, and it is
set to 0.5. Its behavioral simulation for redundancy is also
performed to depict the integrator output swings as shown
in Fig. 5. In the proposed IADCwhere the integrator input sig-
nal is downscaled through the 6-bit SAR conversion, the inte-
grator’s theoretical full-swing voltage is 56.25 mV, but the
FIGURE 5. Histogram of integrator output swings in second-order IADC.
simulation has been done by using a 70-mV sinusoidal input
signal for design margins. Simulated output swing range of
the integrator is 103 mV and it corresponds to 5.72% of the
reference voltage, which is smaller than the theoretical value
of 6.25% from (2).
III. CIRCUIT IMPLEMENTAION
A. RECONFIGURABLE SAR-EC ADC
In the proposed triple-mode IADC, the reconfigurable
SAR-EC ADC plays the most critical role which imple-
ments both the SAR conversion and the extended counting by
replacing the control logic only. Fig. 6(a) presents a simplified
single-ended circuit diagram of the proposed reconfigurable
SAR-EC ADC that is implemented to be fully differential.
In the coarse SAR ADC operation, an original input signal
Vin is sampled as VIN by the sample and holder (S/H) during
first cycle. First, the switch SSAR is turned on to activate
the SAR conversion and VIN is sampled by the 6-bit SAR
DAC while the switch SRST is turned on to reset the SAR-EC
integrator. Then, the 6-bit capacitive SAR conversion is per-
formed for the next six cycles, where the unit capacitance of
the capacitive DAC is designed as 30 fF to consider target res-
olution and area. In case of the high-resolution mode, its con-
version output is stored to a register bank and delivered to the
6-bit DAC in the IADC to generate its resulting residue input
(VINT_IN) for the following incremental operation. After the
second-step IADC operation, the switch SRES in the SAR-
EC ADC was turned on to activate the third-step extended
counting, receiving VRESIDUE from the second integrator of
the IADC to the SAR DAC.
Timing diagrams for the triple-mode operation of the
reconfigurable SAR-EC ADC are shown in Fig. 7. While
every control signal is utilized for the high-resolution mode,
the timing diagram of the medium-resolution mode shows
that SRES, SVCM1j, SVCM2j, S1j, and S2j are not utilized
because it does not use the extended counting. In the low-
power mode, SSAR_81 is utilized instead of SRES because
the residue after the coarse SAR conversion becomes the
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FIGURE 6. Simplified single-ended circuit diagram of fully-differential reconfigurable SAR-EC ADC. (a) coarse SAR ADC mode.
(b) extended counting mode.
FIGURE 7. Clock timing diagram of reconfigurable coarse SAR-EC ADC: (a) high-resolution mode, (b) medium-resolution and low-power mode.
input of the extended counting, instead of the IADC’s
residue VRESIDUE.
This integrator-based implementation of the reconfig-
urable SAR-EC ADC causes limited input swing range dur-
ing the SAR conversion because the integrator amplifier’s
linearity degrades as the input swing becomes close to rail-to-
rail voltage range, especially at its MSB conversion. To over-
come this problem, the integrator output is designed to be
periodically reset every sampling phase81. Even though the
integrator swing becomes close to rail-to-rail, the following
comparator work correctly and the next- cycle residue is
designed to be regenerated from the updated SAR DAC and
the S/H output VIN. As a result, the effect of distortion and
nonlinearity due to the swing range limitation is eliminated by
utilizing this periodic reset structure, which makes the ADC
output closer to the ideal.
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FIGURE 8. Simplified single-ended circuit diagram of fully-differential second-stage IADC.
For the extended counting operation of the SAR-EC ADC,
every sub-block for the coarse SAR ADC mode are reused to
constitute a kind of counting operation for further resolution.
In case of the high-resolution mode, the extended counting
is performed based on the residue information stored in
the second integrator in the second-stage IADC. As shown
in Fig. 6(b), the switches SEXC and SEXC_81 are turned on to
form a capacitive T-network [25] to generate the unit counting
step of VREF/ 24M2 in (3). The capacitive T-network allows
the charge stored in the capacitors C1j to be distributed by
capacitor CEXC1 and CEXC2, and less charge is transferred
to the capacitors C2j, which generates a smaller integrator
coefficient. Since the residue input needs to be integrated one
time in the extended counting, the switch SRES is turned on
only for one cycle, and for the remaining counting cycles the
switch SVCM2 is turned on instead. During each cycle, S1j, S2j
are selectively turned on according to the comparator output,
and thereby the integrator output is reduced or increased by
VREF/ 24M2. As this counting process continues, the integra-
tor output will be settled around the common-mode voltage.
The capacitive T-network in the extended counting requires
very small capacitance, and it is implemented by connect-
ing CEXC1 (1.86 pF) and CEXC2 (30 fF) in series with the
6-bit capacitive DAC. In a conventional extended counting
works [15], the size of the sampling capacitor was reduced
to obtain a small integrator coefficient, and this may cause a
reduction of SNR due to kT/C noise. However, the proposed
extended counting samples the input by utilizing the capac-
itive DAC, and the required counting resolution is achieved
by activating the T-network to implement small capacitance.
Therefore, this proposed structure can reduce the kT/C noise
effect because it utilizes much bigger sampling capacitance
from the DAC.
B. INCREMENTAL 6-1 MODULATOR
A simplified single-ended circuit diagram of the second-stage
IADC is shown in Fig. 8, where it is implemented to have a
second-order structure for sufficient resolution with relatively
fast conversion time. To obtain high linearity, a feedforward
structure is employed to reduce the signal swing of the inte-
grator. Initially, the second-stage IADC is idle during the
6-bit coarse SAR conversion of the first-stage SAR-ECADC.
After this coarse conversion, the IADC performs second-
step conversion based on the SAR residue. In the meanwhile,
the SAR-EC performs the extended counting process for the
previous input based on the previous IADC residue. For this
pipelined operation, the IADC should be designed to deliver
current residue in the second integrator to the extended count-
ing before starting the reset function for the next conversion
procedure. Subsequently, the next input is charged to sam-
pling capacitors CS1j (j= 1, 2, 3 . . . 64) during sampling phase
81, and the feedback DAC output is reflected as K+2 or
K−2, depending on the comparator output during integration
phase 82.
The sum of the sampling capacitors CS1j in the first
integrator INT1 is designed as 8.32 pF to meet the target
resolution. Since the coefficient of the integrator is set to
0.5 as in the section II, the first integrator capacitor CI1 is
designed as 16.64 pF, two times of CS1. To further improve
the SNR, flicker noises are reduced by adopting the chopper
stabilization technique [26] inside the first integrator. The
chopper operates at midpoint of the81 period to prevent addi-
tional sampling noises [27]. The chopping frequency is set
at 1/4 times the sampling frequency, whose timing diagram
is shown at the top right of Fig. 8. Since the contribution
of the second integrator to the overall noise performance is
relatively small, its sampling capacitor (CS2) and integrator
capacitor (CI2) are greatly reduced and designed as 0.5 pF
and 1 pF, respectively.
The first-step SAR conversion reduces the input range
of the following IADC, and the IADC integrators’ output
swing is also much reduced. Therefore, the integrator ampli-
fier utilized the folded cascode structure which is easy to
obtain low noise, sufficient phase margin, and high DC gain.
Fig. 9 shows its circuit implementation, where rail-to-rail
input range is supported for stable ADC operation to easily
recover instant fluctuations in the integrator. The dynamic
bias used in the PMOS cascade stage of the amplifier can
easily create the bias voltage because the voltage head room is
relatively small, and it has immunity to PVT variation through
the negative feedback. The amplifier DC gain has signifi-
cant impact on IADC performances. Therefore, a simulation
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FIGURE 9. Circuit diagram of amplifier and bias in the integrator.
FIGURE 10. Simulated SQNR versus op-amp DC gain.
FIGURE 11. Chip micrograph.
analysis with respect to the DC gain is performed as shown
in Fig. 10. The simulated SQNR of the proposed reconfig-
urable IADC in the high-resolution mode is almost constant
beyond 80 dBDC gain, and the amplifier DC gain is designed
to be 89 dB for some margin.
IV. MEASUREMENT RESULTS
The proposed triple-mode IADC prototype was fabri-
cated in a 0.180 nm CMOS process with core area
of 1.67 mm × 0.38 mm as shown in Fig. 11, where all the
core components for the coarse SAR ADC, the IADC, and
the extended counting are integrated together, excluding the
decimation filter. The supply voltage was 1.8 V and a clock
frequency of 3.33 MHz was used for this ADC prototype.
A common-mode voltage of 0.9 V was used, and the full-
scale range of the differential input is 3.44 VPP. The low-
power mode consumes 0.39 mW for 10 kHz bandwidth, and
the high-resolution mode consumes 1.60 mW for 6.3 kHz
bandwidth.
FIGURE 12. Measured output spectrums for the triple-mode.
FIGURE 13. Measured input-referred noise versus OSR.
Fig. 12 shows the measured single-sided output power
spectral densities (PSDs) for the triple-mode operation with
a −1.1 dBFS, and 2-kHz sinusoidal differential input. The
measured SNDRs of a high-resolution, medium-resolution,
and low-power mode for the bandwidth of 6.3 kHz are
107.9 dB, 100.6 dB, and 70.8 dB, respectively. The output
spectrum indicates that the spurious-free dynamic range of
the high-resolution mode is 116.1 dB, which is limited by the
third-order harmonic. The measured input-referred noise of
the high-resolution mode with respect to the OSR is shown
in Fig. 13. The input-referred noise is greatly reduced with
increments of the OSR at the beginning. However, around
OSR = 300, the reduction rate of the input-referred noise
is gradually saturated, which is mainly limited by circuit
thermal noises. At OSR = 264, the input-referred noise is
approximately 3.6 µV, which is reasonable in comparison
with the measured SNDR.
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FIGURE 14. Measured SNDR for the triple-mode versus OSR.
FIGURE 15. Measured SNR and SNDR versus the input amplitude for
high-resolution mode.
The measured SNDR for the proposed triple mode with
respect to the OSR is shown in Fig. 14. This means that the
proposed reconfigurable IADC provide the dynamic perfor-
mance required in high-bandwidth smart sensor applications
by changing the OSR in each mode. The SNDR increasing
rate of the low-power mode is similar to the ideal case.
Meanwhile, in the high-resolution and medium-resolution
modes, the enhancing rate of the SNDR decreases as the OSR
increases. This degradation is supposed to be caused by incre-
ment of noise floor mainly due to non-ideal measurement
environments including limited quality of signal source and
non-ideal sample/hold circuit. The proposed reconfigurable
IADC also provide the dynamic performance required in
high-bandwidth smart sensor applications by modifying the
OSR of each mode. The measured plots of SNR, SNDR, and
DR versus the input amplitude for the high-resolution mode
are shown in Fig. 15. Thanks to the first-stage SAR ADC
mode that can receive an input signal close to the reference
voltage, a triple-mode IADC has an input range close to
twice the reference voltage, resulting in a relatively large DR.
When the input signal amplitude approaches the reference
voltage, the feedback in the IADC does not provide a value
corresponding to K + 2, and the IADC operation becomes
unstable, resulting in a drastic corruption of the SNR and
SNDR. The measured SNDR, SNR, and DR were 107.9 dB,
110.4 dB, and 116.1 dB, respectively.
FIGURE 16. Measured SNDR over input signal frequency for triple-mode.
FIGURE 17. Measured INL with DWA turned on for 264 cycles in 18b
accuracy LSBs.
Fig. 16 shows the SNDR over the input signal in-band
frequency for the triple-mode. Due to the increase of the
noise floor in the out-of-band mentioned by other reported
zoom ADCs [28] and the insufficient settling time of the
IADC, the SNDR of a high and medium-resolution mode
are decreased at frequencies above about 6 kHz. However,
the low-power mode has a much wider bandwidth than the
other modes because it is operated by the SAR-EC structure
with a relatively small integrator capacitor and T-network,
which reduces the settling time required for stable operation.
Fig. 17 presents the measured Integral Non-Linearity (INL)
with DWA turned on for 264 cycles in 18b accuracy LSBs.
A DAC with a 20-bit effective number of bits (ENOB) was
used to measure the high resolution corresponding to the
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TABLE 1. Performance summary and comparison with other recent work.
18-bit ENOB and the measured INL was found to be between
0.67 LSB and −0.79 LSB.
Themeasurement results are summarized in Table 1, which
also includes a comparisonwith other recent work. The IADC
prototype achieved 182.1 dB figure of merit (FoM) in the
high-resolution mode, which is comparable to recent records.
Through the proposed triple-mode reconfigurable structure,
the effective resolution of the IADC can be adjusted from
11 bits to 18 bits depending on application requirements
while its power consumption is optimally minimized.
V. CONCLUSION
This paper presented a reconfigurable IADC with triple-
mode operation of low-power, medium-resolution, and high-
resolution. It was enabled by selective combination of the
SAR-assisted two-step zooming and the extended counting
Its chip prototype experimentally verified the effectiveness
of the proposed reconfigurable operation, providing the peak
SDNR of 107.9 dB with competitive FoM of 182.1 dB.
During monitoring or idle operation of sensory systems,
power consumption can be minimized through the low-power
mode. After target detection, it may switch to the high-
or medium-resolution modes for quantitative analysis. In this
way, the proposed reconfigurable ADC could provide opti-
mally programmable tradeoffs between resolution and power
consumption.
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